Fully Depleted SOI MOSFETs for DRAM
نویسنده
چکیده
SOI technology has received high attention for the future high density DRAM applications. The two major requirements in any DRAM technology are long retention time and high charging efficiency. This paper discusses the disadvantages of using bulk silicon and Partially Depleted SOI devices in these terms. It is shown that a DRAM cell built with fully depleted SOI MOSFETs can store data for a long time and can transfer charge efficiently resulting in higher programming speed and lower power consumption.
منابع مشابه
HiSIM-SOI: SOI-MOSFET Model for Circuit Simulation Valid also for Device Optimization
Circuit simulation model for advanced SOI-MOSFETs has been developed by solving Poisson’s equation consistently. It is successfully proven that, as a result of solving the Poisson’s equation considering its device structure, our model is applicable for various variations of SOI-MOSFETs such as partially depleted (PD), fully depleted (FD) and dynamically depleted SOI-MOSFETs, which is the indisp...
متن کاملLow Power, Multi-Gigabit DRAM Cell Design Issues Using SOI Technologies
Silicon On Insulator (SOI) can leverage a lot of new advantages for circuit designers compared to conventional bulk technology. In particular, the improved S-factor and reduced junction capacitance make it very appealing for next generation low power, high performance DRAM systems. However, the benefits of the SOI technology do not come entirely for free. In this project, we characterized the k...
متن کاملImproved Current Mirror Output Performance by Using Graded-channel Soi Nmosfets
This work introduces the use of GradedChannel SOI MOSFETs to make analog current mirrors and compare their performance with those made with conventional fully depleted SOI transistors. It is demonstrated that Graded-Channel MOSFETs can provide higher precision current mirror with enhanced output swing. Also lesser modifications of the output characteristics due to the self-heating effect than i...
متن کاملA Three-Dimensional DRAM Using Floating Body Capacitance Cells in an FD-SOI Process
This paper describes a three-dimensional DRAM in which the floating body capacitance (FBC) of a fully depleted SOI (FD-SOI) device is used as a storage node. This 1T DRAM lends itself particularly well to a 3D waferto-wafer bonding process because of the absence of deep etched and filled trench capacitor structure, and the improved thickness control tolerance in wafer thinning. A novel three-ti...
متن کاملAccurate Small-Signal Modeling of FD-SOI MOSFETs
A new small-signal model for fully depleted silicon-oninsulator (FD-SOI) MOSFETs operating at RF frequencies is presented. The model accounts for the non-quasi-static effect by determining model parameters using a curve fitting procedure to reproduce the frequency response of FD-SOI MOSFETs. The accuracy of the model is validated by comparison of S parameters with measured results in the range ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006